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It has been suggested that all resistive-switching memories are memristors. The latter are hypothetical, ideal devices
whose resistance, as originally formulated, depends only on the net charge that traverses them. Recently, an unam-
biguous test has been proposed [J. Phys. D: Appl. Phys. 52, 01LT01 (2019)] to determine whether a given physical
system is indeed a memristor or not. Here, we experimentally apply such a test to Cu-SiO2-based electrochemical met-
allization memory cells, and show that electrochemical metallization memories are not memristors. Since the particular
resistance-switching memories employed in our study share similar features with many other memory cells, our findings
refute the claim that all resistance-switching memories are memristors. They also cast doubts on the existence of ideal
memristors as actual physical devices that can be fabricated experimentally. Our results then lead us to formulate two
memristor impossibility conjectures regarding the impossibility of building a model of physical resistance-switching
memories based on the memristor model.
Introduction – Although some publications1,2 have claimed
that the memristor3 (in the ideal sense) has been found and all
resistance-switching memories are memristors4, several re-
searchers have raised serious doubts about such claims5–10.
Indeed, the property of pinched hysteresis loops11 alone (“If
it’s pinched it’s a memristor ”12) cannot serve as a good indi-
cator of memristors since that property is shared by different
types of experimentally-realizable devices (such as memris-
tive devices and systems whose memory depends on some in-
ternal degrees of freedom, other than the charge13).
Remarkably, the most important characteristic of any mem-
ristor3, namely, the functional dependence of its memory re-
sistance (memristance), RM , on only the net charge, q, that tra-
verses it, RM(q), has never been demonstrated experimentally.
Following the scientific method, it is obvious that any claim
of the “memristor discovery” must be based on the experimen-
tal measurement of RM(q), and not merely on non-exclusive
characteristics.
In Ref. 14, two of us (YVP and MD) have introduced a sim-
ple test to experimentally determine whether a resistor with
memory is an ideal memristor or something else. The main
idea of the test is based on the duality property of a capacitor-
memristor circuit whereby, for any initial resistance state of
the memristor and any form and amplitude of the applied volt-
age, the final state of an ideal memristor must be identical to
its initial state, if the capacitor charge finally returns to its
initial value14. In other words, our test verifies the RM(q) de-
pendence.
To prove the ideality, a scan over a large range of parame-
ters (initial state, shape/magnitude of the applied voltage, etc.)
is clearly required. To prove the opposite, however, even a sin-
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gle measurement demonstrating the absence of such a duality
would be enough.
In the present paper, we experimentally apply the ideal
memristor test14 to Cu-SiO2 electrochemical metalization
cells as model resistance-switching devices. Electrochemi-
cal metalization cells15 constitute a large family of resistance-
switching devices based on the cation diffusion through a
solid electrolyte. Typically, such cells exhibit bipolar resis-
tance switching with thresholds. This property allows us to
use such Cu-based devices as representatives of the entire
class of bipolar threshold-type resistance-switching cells16.
Our experimental results show that the resistance-switching
memories are not memristors, and cast further doubts on the
existence of ideal memristors as actual physical devices that
can be fabricated in the laboratory or found in Nature. This
leads us to formulate two memristor impossibility conjectures,
namely that i) it is impossible to accurately model physical
resistance-switching memories by adding small corrections to
the ideal memristor model, and ii) it is impossible to build a
circuit combining ideal memristors with any other ideal two-
terminal devices (resistors, capacitors, and inductors) that em-
ulates realistically the response of experimentally-realizable
resistance-switching memories.
Experimental details – Figure 1(a) shows the experimental
circuit used to implement the ideal memristor test. To gener-
ate the test voltage signal V (t) and control signal Vc we use
a source measure unit (Keysight B2911A). The unit is con-
trolled by a code written in C Sharp. To initialize and measure
the device state, we close the relay (part number HI05-1A66,
Standex-Meder Electronics), thus connecting the tested device
to the source measure unit directly. To run the test, we open
the relay and apply the test voltage signal (such as the trian-
gular pulse in Fig. 1(b)) across the capacitor (non-polarized
10 µF capacitor) connected in series with the tested device.
The resistance-switching devices studied in this work were
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fabricated by sputtering deposition technique on the surface
of a silicon wafer (substrate). A thin adhesion layer (5 nm
Ti) was first formed on the surface of the substrate. We used
30 nm Ru as an inert bottom electrode common for all devices.
A 10-nm-thick SiO2 layer was deposited using a shadow mask
with 10× 10 mm square openings. The top Cu electrodes
of 30 nm thickness were deposited on top of SiO2 using an-
other shadow mask with square and circular openings of var-
ious sizes (in this Letter we present data for a device with a
circular top electrode of r = 710 µm). A 5 nm CoCrPt was
used as a protective layer for the top electrodes (see inset of
Fig. 2 for a schematic of the structure of memory cells). In or-
der to dope SiO2 with Cu atoms17 the devices were subjected
to 580 ◦C, 1 hour annealing in He environment. After that,
the samples were slowly cooled down to the room tempera-
ture. The result is a typical resistance-switching memory cell
with characteristics similar to many other experimental mem-
ory devices16. The ideal memristor test was implemented on
several randomly selected devices showing stable switching
behavior.
Results – Figure 2 shows typical current-voltage character-
istics of a selected Cu-SiO2 device. This plot demonstrates
a bipolar switching with well defined thresholds, and a hys-
teresis loop twisted at the origin. From this plot we esti-
mate the following parameters of our device: Ron ' 19.5 kΩ,
Ro f f ' 150 kΩ, Vt,+' 0.7 V, and Vt,−'−0.8 V. Here, Ron/o f f
are the boundary resistance values and Vt,+/− are the threshold
voltages.
The ideal memristor test, as represented in Fig. 1, was
performed at several values of the pulse amplitude V0 (see
Fig. 1(b)) with the initial memristance set to RM = 53 kΩ.
Here, we present the results obtained at V0 = 0.4 V and
V0 = 1 V. Since these measurements were performed in se-
quence, the final state after the application of V0 = 0.4 V
served as the initial state for V0 = 1 V. We emphasize that
according to the test procedure, the initial and final charge on
the capacitor is the same (zero). Therefore, if the tested device
were a memristor, its final and initial memristance would be
the same too.
It is found that at V0 = 0.4 V the final memristance is the
same as the initial one (cf. Figs. 3(a) and 3(c)). However, the
larger value of V0 = 1 V causes the device to switch into the
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FIG. 1. (a) Capacitor-resistive memory circuit employed in our ex-
periments. Here, a relay is used to shunt the capacitor, C, to initialize
and read the state of the resistive memory, M. (b) Shape of the testing
voltage V (t) employed in the present work.
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FIG. 2. Current-voltage characteristics of a Cu-SiO2 device obtained
using sweeps of 0 to +1 to -1.3 to 0 V with a positive current com-
pliance of 40 µA, and a negative current compliance of 1 mA. Inset:
Schematic diagram of the Cu-SiO2 device structure.
lowest resistance state, Ron = 19.5 kΩ, see Fig. 4. As the final
device state is different from the initial one when the capacitor
has discharged, we conclude that our device has not passed
the ideal memristor test. We observed similar results for all
the other samples tested. Therefore, none of our devices have
passed the ideal memristor test.
We note that the test was performed using 40 µA current
compliance, which was not exceeded during the test. How-
ever, due to the nature of our test, its conclusions are indepen-
dent of whether the current was limited or not by the compli-
ance current.
Resistance-switching memories are definitely not memris-
tors – We can further expand on these experimental results
as follows. In this work we have applied the ideal memristor
test suggested in Ref. 14 to Cu-SiO2-based electrochemical
metallization memory cells, which are a type of resistance-
switching memories. As part of the test, we have compared
the initial device state with the final one obtained under the
condition of a capacitor discharge in series with the mem-
ory device. Since under at least one bias condition we have
found that the final state of the memory devices was differ-
ent from the initial one, we conclude that these resistance-
switching devices cannot be described simply by a memris-
tance that depends on the charge only: RM(q). Therefore, they
are not memristors. Since the current-voltage characteristics
of the devices used in our study are typical of a wide range
of resistance-switching cells, our general conclusion is that
resistance-switching memories are not memristors, irrespec-
tive of their specific device structures and switching mecha-
nisms.
We also note that the triangular-shape voltage signal V (t)
employed in our work has facilitated the ideal memristor test.
Under the test conditions of Fig. 1, the tested devices were
subjected first to a relatively large positive voltage (the initial
magnitude is V0), followed by a small negative voltage. The
tested devices failed the test since the positive voltage across
the devices was sufficient to switch RM to Ron, while the nega-
tive voltage was not sufficient for the inverse switching. Since,
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FIG. 3. Ideal memristor test performed at V0 = 0.4 V. (a) A low-amplitude sweep is used to test the initial memristance (the relay is closed).
(b) Voltage and current versus time, when the testing voltage is applied (the relay is open). (c) A low-amplitude sweep is used to test the final
memristance (the relay is closed). The fitting lines in (a) and (c) correspond to the same RM = 53 kΩ.
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FIG. 4. Ideal memristor test performed at V0 = 1 V. (a) A low-amplitude sweep is used to test the initial memristance (the relay is closed). (b)
Voltage and current versus time, when the testing voltage is applied (the relay is open). (c) A low-amplitude sweep is used to test the final
memristance (the relay is closed). The fitting line in (a) corresponds to RM = 53 kΩ, while in (c) to RM = 19.5 kΩ.
in principle, for any given pair of Vt,+ (positive voltage) and
Vt,− (negative voltage), one can always choose the test signal
such that V0 > Vt,+ and VM(t) > Vt,−, one can further argue
that there are no ideal memristors among the threshold-type
resistance-switching memories.
Memristor impossibility conjectures – At this juncture, the
reader may ask how the ideal memristor model is related, if
at all, to physical resistance-switching devices such as those
studied experimentally in this work, or any other similar de-
vices published in the literature (see, e.g., references in 16).
Accounting for the fact that the response of physical devices
is different from the ideal behavior, Chua argued4 that the
resistance-switching memories are an “unfolding” theory ex-
tension of the ideal devices. More recently, he also proposed18
that the resistance-switching can be represented by a circuit
combining ideal memristors with some other ideal devices19.
However, these statements are clearly incorrect.
In fact, unfolding relies on families of mathematical func-
tions that are similar (close) to each other. When an idealized
model is partially inadequate, the model can be improved by
adding small terms resulting in the new model: an unfold-
ing of the original system20,21. However, this approach is not
applicable to the physical (experimentally-realizable) mem-
ristive devices because the difference between their physical
models (as known in the literature) and the ideal memristor
model can not be bridged by small correction terms. Simi-
larly, a circuit representation of physical memory devices by
circuits of ideal components is highly unlikely for the same
reason: the ideal memristor behavior is too different from that
of physical devices.
Based on the above arguments, we formulate two memris-
tor impossibility conjectures that may serve as foundations for
future research.
First memristor impossibility conjecture. It is impos-
sible to accurately model physical resistance-switching
memories by adding small corrections to the ideal mem-
ristor model.
Second memristor impossibility conjecture. It is
impossible to accurately model physical resistance-
switching memories by a circuit combining ideal mem-
ristors with any kinds of non-linear ideal circuit ele-
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ments.
In the second conjecture, we refer to the ideal elements de-
fined in Ref. 19. It can be also formulated in the strong sense
considering only the combinations of memristors with basic
circuit elements (non-linear resistors, capacitors, and induc-
tors).
Conclusions – In conclusion, we have employed a recently
suggested test14 to experimentally verify whether resistance-
switching memories are indeed memristors, as it was claimed
in Ref. 4, or not. Our results demonstrate unambiguously that
they are not.
Unlike the behavior of ideal memristors, the final states of
the memory devices we have measured significantly deviate
from their initial states. This study led us to formulate two
conjectures on the impossibility of building a model of phys-
ical (experimentally-realizable) resistance-switching memo-
ries based on the ideal memristor behavior. The collection
of these experimental results cast further doubts on the exis-
tence of the ideal memristor as a forth circuit element that can
be fabricated experimentally.
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